

Computer Organizations

Computer Science
&
Information Technology (CS)



RANK 1 GATE 2015

Computer Science
Ravi Shankar Mishra

20 Rank under AIR 100

Postal Correspondence

- ✓ Examination Oriented Theory, Practice Set
- ✓ Key concepts, Analysis & Summary

WEIGHTAGE of Marks in GATE - CS/IT

Computer organization

YEAR	TOTAL NO. OF QUESTIONS	TOTAL MARKS
2015	6	10
2014	5	12
2014	5	12
2012	4	6
2011	7	13
2010	4	7
2009	6	11
2008	13	22
2007	9	16
2006	6	12
2005	9	16
2004	9	16
2003	4	8
2002	6	10
2001	7	12
2000	2	4
1999	5	10
1998	5	10
1997	4	8
1996	4	8
1995	7	12
1994	Only conventional questions are given	
1993	2	4
1992	4	7

GATE Syllabus

Chapter	Name
I	<u>C.P.U Organization & Design</u> Topics: Machine Instructions and Addressing Modes ALU and Data Paths
II	<u>MicroProgrammed Control Unit</u> Topics: Design and Applications of Hardware and MicroProgrammed Control Unit
III	<u>Input – output Organization</u> Topics : I/O Interface; (Interrupt & DMA); Serial Communication interface
IV	<u>Pipelining</u> Topics: Parallel Processing; Pipelining types and Applications; RISC & CISC
V	<u>Memory Organization</u> Topics: Cache Memory, Main Memory, Secondary Storage Memory and Memory Interfacing
VI	<u>Computer Arithmetic</u> Topics : Fixed and floating point operations and booth multiplication



CONTENT

1. CPU ORGANIZATION & DESIGN	05-23
2. MICROPROGRAMMED CONTROL UNIT.....	24-27
3. INPUT – OUTPUT ORGANIZATION.....	28-43
4. PIPELINING.....	44-53
5. MEMORY ORGANISATION.....	54-72
6. GATE Practice Set.....	54-72



CHAPTER-1

CPU ORGANIZATION & DESIGN

CPU (Central Processing Unit) is made up of three major parts:

1. Arithmetic and Logic Unit (ALU)
2. Control Unit (CU) and
3. Processing Registers

☞ **ALU** is used to perform the required Arithmetical and logical operation under the directions of control unit.

☞ **Control Unit** supervises the transfer of information among the Registers and instructs the ALU that which operation has to be perform.

☞ **Processing Registers** are used to store the data during execution

☞ **The Computer instruction set** provides the specifications for the design of the CPU.

Control Word: It is a binary word that is generated by the CPU to perform one of the various operations.

Control Register: It is used to store the control word

☞ If the length of the control word is n bit, total no. of operations that can be used to perform 2^n ; ranges from $00\dots0$ (n) to $1\dots1$ (n) and each combination is used to assign one operation.

Microoperation : It is an operation executed on data stored in registers. Micro operation is a basic register to register operation.

☞ Instruction is divided into 2 parts:

1. Operation part (most side)
2. Operand part (least side).

☞ For ' n ' address bit CPU total no. of memory location to be accessed is 2^n and each memory location is able to store 1 word.

☞ Length of the word varies from one CPU to other and depends on the no. of data bits that can be transferred at a time (i.e. word size is equal to the no. of data bits a CPU has)

☞ The total memory is divided in to 2 parts namely

1. User memory
2. Stack memory

☞ User memory is under the control of only user, but stack memory is under the control of both CPU and user.

Different ways for performing the Arithmetical operations:

1. Infix notation (Ex : A+B)
2. Prefix or polish (Ex : +AB)
3. Reverse polish notation (Postfix) (Ex: AB+)

Stack works on postfix.

Conversion of Infix to RPN

$$\begin{aligned} \text{Ex: 1} \quad & \Rightarrow A \times B + C \times D \\ & = (AB \times) + (CD \times) = AB \times CD \times + \end{aligned}$$

$$\text{Ex: 2} \quad (A + B) \times [C(D + E) + F]$$

First complete the inner side of parenthesis

$$\begin{aligned} & = (AB+) [C \times (DE+) + F] = \\ & = (AB+) [DE + C \times F +] = AB + DE + C \times F + \times \\ & = (AB+) [(CDE + \times) + F] \\ & = (AB+) [CDE + \times F +] \\ & = AB + CDE + \times F + \times \end{aligned}$$

Conversion of RPN to Infix

$$\text{Ex:1} \quad AB \times CD \times +$$

$$\begin{aligned} & = (AB \times) + (CD \times) \\ & = (A \times B) + (C \times D) \\ & = AB + CD \end{aligned}$$

$$\text{Ex: 2} \quad AB + DE + C \times F + \times$$


$$= (A + B) \times [C(D + E) + F]$$

☞ RPN is used in some electronic calculators

☞ Before evaluating the operation, the arithmetic expression must be converted into RPN, the operations are pushed on to stack in the order in which they appear.

☞ Numerical example : for the data $(3 \times 4) + (5 \times 6)$ using RPN

$$34 \times 56 \times +$$

Stack operations :

Compilers generally works on polish notation.

☞ In scientific calculators, some operations are performed with RPN and others with polish notation.

☞ The bits of the instructions are divided into 2 fields, called as Operation field and Operand field.

- ☞ Again operand field is divided in to
 1. Address field
 2. Mode field.
- ☞ Operands residing in the memory are specified by their memory address
- ☞ Operands residing in the processing Registers are specified with a Register address (name)
- ☞ In any system; if k bits are used to specify the address of the Register, then the same CPU has 2^k no. of registers (max. no.)
- ☞ The no. of address fields in the instruction format of a computer depends on the internal organization of its registers.

Instruction Cycle:

It shows the execution sequence of an instruction. It consists of two sub cycles.

- 1) Fetch cycle
- 2) Execution cycle

Instruction fetch operation takes place in the fetch cycle. Process of transferring a binary sequence using program counter from memory to CPU called as instruction fetch.

At the end of instruction fetch program counter is incremented to next instruction address.

$$PC \rightarrow \overset{\text{Memory}}{\boxed{\text{Binary seq.}}} \rightarrow C.P.U$$

$$PC \rightarrow PC + \text{step size}$$

After transferring a binary sequence to the CPU execution cycle is trying to process the instruction. To process the instruction there is a need of identifying the associated operation. Type of operation is identified by OPCODE.

OPCODE information is given by instruction format.

CPU Organization:

Classification is done on the basis of internal storage.

- 1) Stack organization
- 2) Accumulator based machine
- 3) General register organization

1) Stack organization:

- ☞ It uses push & POP instructions.
- ☞ Instruction format - $\boxed{op - code}$
- ☞ Push 'x' means, the word at the address of the 'x' is pushed to the top of the stack memory.
- ☞ In this operation, instruction don't use an address field in the stack organized computer, because the specified operation is performed on the two items that are on the top of the stack.
- ☞ It is a storage device that stores the information in such a manner that the item stored last is the first item to retrieve. Means LIFO (Last in first out)
- ☞ The register that holds the address of the stack is known as stack pointer.

- ☞ Push and pop are used to access stack memory.
- ☞ For accessing 2^n words stack memory, the length of the (stack pointer) required is 'n' bits.
- ☞ Always, SP is pointed at top of the stack; it is decremented during push operation and incremented during pop operation.
- ☞ In 8085 for pushing → pre decrement and for popping → post increment
- ☞ 2 no. of flags are used to know the status of the stack: 1. Empty 2. Full
- ☞ Initially, stack cleared to '0'. So EMPTY is set and Full is cleared.
- ☞ If all memory locations are filled in the stack; then empty flag resets and Full flag sets.
- ☞ But most computer do not provide hardware for checking over flow (Full stack) or under flow (empty stack); In this case the stack limits can be checked by using 2 processing Registers.
- ☞ One to hold the upper limit and other to hold the lower limit address
- ☞ After PUSH operation; SP is compared with the upper limit Register (SP is stack pointer)
- ☞ After POP operation SP is compared with the lower limit register

2) Accumulator based machine: (Advantage: length of the opcode is low, so it can be executed at faster rate.)

- ☞ In this all operations are performed with an implied accumulators
- ☞ It has only one address field. Instruction format:

→

Op-Code Address

Ex: ADD x

SUB x

where 'x' is the address of the operand

3) General Register organization: (Length of the OP code is more)

The instruction format needs 3 Register address fields or 2 Register address fields.

Ex: ADD R1, R2, R3

R1=R2+R3

- ☞ For data transfer MOV operations, it requires 2 no. Registers.

Ex: MOV R1, R2

For Arithmetical; 3 Register Required

For Data transfer; 2 Register Required

Depending on the length of the operand, instructions are divided as follows:

Instruction based on number of addresses

There are 5 type of instruction based on address:

- (i) 4 – address instruction
- (ii) 3 – address instruction
- (iii) 2 – address instruction
- (iv) 1 – address instruction
- (v) 0 – address instruction.

(i) 4 – address instruction

In the 4 – address instruction, we have to specify 4-address, in which first address that is close to OP code determines the result and the last address determines the address of the next instruction.

For example: ADD A1 A2 A3 A4

In this we performed the addition of M[A2] and M[A3] and the result is stored in M[A1]. Here A4 contains the address of next **instruction**.

(ii) **3 – address instruction**

In the 3 – address instruction, we have to specify 3 – address in which the first address that is close to OP code determines the result of operation.

Example:

ADD A1, A2 A3

First we performed the $M[A2] + M[A3]$

Next move the result to A1.

$M[A1] \leftarrow M[A2] + M[A3]$

(iii) **2-address Instruction**

In the case of two – address instruction, the accumulator is used to store the result.

Example:

ADD X, Y

It represents

AC: X + Y

→ In the 2 – address instruction another position is there without using accumulator for example:

ADD X, Y

It can be performed as:

$X = X + Y$

→ The addition operation stored the result into X.

(iv) **1-address instruction**

→ In the one – address instruction we use accumulator. The unspecified operands are assumed to be stored in AC (Accumulator)

For example:

ADD X

It performed as

AC: = AC + X

(v) **0 – address instruction**

→ A few computers name been designed so that most instruction contain no explicit address; they can be called as zero – address machine

→ All operands used by a zero address instruction are required to be in the top location in the stack.

Example: ADD

That causes the top two operands which should be X and Y, to be removed from the stack and addressed the resulting sum $X + Y$ is then placed at the top of the stack.

Addressing Modes

- ☞ It is the way of locating the data in the operand field.
- ☞ The control unit of a computer is designed to go through the instruction cycle that is divided into 3 major phases (steps)
 1. Fetch the instruction from memory
 2. Decode the instruction and Execution
- ☞ Program counter is used to store the address of the next instruction to be executed, and it is incremented each time to step size to point the next instruction.
- ☞ The step-size is depending on the length of instruction.
- ☞ Decoding done in step 2 determines the operation to be performed and addressing mode of the instruction.
- ☞ Then computer executes the instruction and returns to the step 1 to fetch the next instruction.

So, to know about the functions of decoding unit, it is compulsory to know about the addressing modes.

Different Addressing Modes (AM)

Implied AM: It has no operand field

Eg: CMA, HLT, NOP, and

All zero address instruction

It is also known as implicit (AM)

Immediate AM: In this operand part is nothing but data. This AM is used to access the constants.

These are useful for initializing Register for constant values

Ex: MOV AX, 1234H, ADD AX, #23 [# and I Denotes Immediate AM].

Register AM: In this operand field must be specified with Register

Ex: 1. MOV AX, BX 2. ADD, CX, DX

Register indirect: In this, the specified register in the CPU whose content gives the address of the operand in the memory.

Ex: MOV AX, [BX]

ADD AX, [BX]

In this example BX register is used to store the address of the operand i.e. content of the BX register acts as **Effective Address (EA)**

Effective address is an address where data is available

Direct Addressing mode: In this EA=Address of the instruction (In branch type instruction, the address field specifies the actual branch address)

Ex: MOV AX, [5555H]

JMP 2500H

Indirect Addressing mode: In this, address field of the instruction gives the address where the effective address is stored in the memory.

Relative Addressing mode: In this, the content of the pc is added to the address part of the instruction in order to obtain the effective address

Ex: ADD AX, [+25, BX]

EA=BX+25

Indexed Addressing mode: In this mode the content of the Index register is added to the address part of the instruction to obtain the EA.


☞ Index Register is a special CPU register.

Auto increment or Auto decrement Addressing mode: This is similar to the indirect mode except that the register is incremented or decremented after its value is used to access memory. This mode is used to Access the Linear Array Elements.

Base Register Addressing Mode: In this mode the content of a base register is added to that address part of the instruction to obtain the effective address.

This is similar to the index AM except that the register is now called a base register instead of an Index register.

NOTE: It is same as the register indirect mode except that is incremented to 401 after the instruction execution but in Auto decrement mode it is decremented prior to the execution.



Classification of Instruction Sets: Instruction set indicate the no of possible operation in the processor._

The processor supports 3-category of operation:

1. Data transfer
2. Data Manipulation
3. Transfer of control (program control)

Data transfer Instructions:

These are used to transfer the data from one place to other place without changing the data content.

LD	Load
ST	Store
MOV	Move
XCH	Exchange
IN	Input

OUT	Output
PUSH	Push
POP	Pop

Data manipulation Instructions: While execution of this instruction one from of data is converted into another form.

These are used to perform various operations on data

Again these are divided as follows :

a. Arithmetical b. Logical c. Shift

Arithmetical

INC	Incrementing
DEC	Decrementing
ADD	Addition
SUB	Subtraction
SUBB	Subtract with borrow
MUL	Multiplication
DIV	Division
ADDC	Add with carry
NEG	2's Complement

Logical & Bit Manipulation instructions:

CLR	Clear
CMA	Com or complement Accumulator
CLRC	Clear carry
SETC	Set Carry
COMC	Complement carry
EI	Enable Interrupt
DI	Disable interrupt
XOR	Exclusive OR

Shift Instruction:

☞ There are used to double or half the give data

Shift left = doubles the data (Multiply by 2)

Shift right = Half the data (Divide by 2) with error for odd digits

There are 3 types of shift

- 1) Logical
- 2) Arithmetical

3) Rotate type

Logical	Arithmetical	Rotate type (circular)
SHR	SHRA	ROR-Rotate right without carry
SHL	ASHL	ROL-Rotate left without carry
LSB or MSB Is lost if carry flag is not used	SHLA	RCR-Rotate right with carry
		RCL-Rotate left with carry

Parity bit is not modified during the execution of ROR and ROL, but for other; parity flag may be modified.

Program control instructions

- ☞ These are used to transfer the program execution from current memory location to the required memory location.
- ☞ Each time after executing one instruction, PC is automatically incremented to step size.
- ☞ Branch and jump may be conditional or unconditional
- ☞ All jump and branch instructions are used to transfer the program execution permanently but call instruction transfer the program execution temporarily

Different types of jumps :

Branch	BR
Jump	JMP
Skip	SKP
Call	CALL
Return	RET
Compare	CMP
Test	TST



- ☞ Skip instruction does not need an address field
- ☞ Call and RET are used in subroutines
- ☞ CMP and TEST instructions are used to check the status of the flag and Register content is not altered
- ☞ Flags are also known as conditional code bits

Flag

Flag is a flip-flop. Flip-flop is a bi-state device that is set or reset. Flags are divided into two types:

(i) Conditional Flag

(ii) Control Flag

Conditional Flag:

These flags are set or reset based on the result nature of ALU. They are divided into six types:

(i) **Carry Flag:** These bit is used to represent the range exceeding conditions on the unsigned arithmetic operations.

The n -bit unsigned range is 0 to $(2^n - 1)$.

Example: 1. 4-bit unsigned range is 0 to $(2^4 - 1)$. *i.e.*, 0 to 15

$$\begin{array}{r}
 7 \\
 + 3 \\
 \hline
 10
 \end{array}
 \Rightarrow
 \begin{array}{r}
 111 \\
 0111 \\
 0011 \\
 \hline
 1010
 \end{array}$$

Carry = Reset

Justification: Accumulator : 1 0 1 0

Carry : 0

$$\begin{array}{r}
 8 \\
 + 9 \\
 \hline
 17
 \end{array}
 \Rightarrow
 \begin{array}{r}
 1000 \\
 1001 \\
 \hline
 0001
 \end{array}$$

Carry = Set

Justification: Accumulator : 0 0 1

Carry: 1



(ii) **Parity Flag:** “Is the ALU output contains even no. of 1’s”

If True – Set (Even parity)

False – Reset (odd parity)

(iii) **Auxiliary Flag:** “Is there an extra bit from the lower nibble to higher nibble.”

If True – Set (1)

False – Reset (0)

(iv) **Zero Flag:** “Is the ALU output is zero”

If True – Set (1)

False – Reset (0)

(v) **Sign Flag:** “Is the MSB of the ALU output is 1”

If True – Set (1)

False – Reset (0)

(vi) **Overflow Flag:** “There is a carry into MSB and no carry out of MSB or vice-versa.”

If True – Set (1)

False – Reset (0)

New Edition with GATE 2015 Solutions is available.

GATE Classroom Coaching

GATE Postal Correspondence Coaching

GATE Online test Series

To Buy Postal Correspondence Package call at 0-9990657855

